Abstract:

An 8-bit 40-MS/s low power Multiplying Digital-toAnalog Converter (MDAC) for a pipelined-to-Analog to Digital converter (ADC) is presented.The conventional dedicated operational amplifier (Op-Amp) isperformed by using telescopic architecture that features low power and less-area. Further reduction of power and area is achieved by using multifunction 1.5bit/stage MDAC architecture. The design of the Op-Amp is performed by the elaboration of a program based on multiobjective genetic algorithms to allow automated optimization. The proposed program is used tofind the optimal transistors sizes (length and width) in order to obtain the best Op-Amp performances for the MDAC. In this study, six performances are considered, direct current gain, unity-gain bandwidth, phase margin, power consumption, area, slew rate, thermal noise, and signal to noise ratio. The Matlab optimization toolbox is used to implement the program. Simulations were performed by using Cadence Virtuoso Spectre circuit simulator in standard AMS 0.18μm CMOS technology. A goodagreement is observed between the results obtained bythe program optimization and simulation, after that the Op-Ampis introduced in the MDAC circuit to extract its performances.

Publisher's Version